Or your alerts
N
2 months ago

Job Summary

NVIDIA Clocks and Resets group is looking for a top ASIC engineer with extensive experience in high-speed logic design and gate-level design implementation and optimization! The complexity of clocking structure has grown significantly over years with increased focus on performance and power. Modern clocking designs need to balance high frequency clocks with power optimizations, DFT, crosstalk, routing and other physical implementation and timing closure constraints. We need a dedicated and motivated engineer to work on next generation Clocking implementation for Tegra SOCs.

  • Minimum Qualification: Degree
  • Experience Level: Mid level
  • Experience Length: 3 years

Job Description/Requirements

What You Will Be Doing:

  • Micro-architect and Design new clocks modules and topologies in order to support all IPs constituting the SOC.
  • Understand and evaluate the trade-offs across DFX, Physical Implementation, Power Optimization and Ease of timing closure to innovate and implement new Clocking topologies in RTL.
  • Collaborate with multiple other SOC functions for SOC Clocking Implementation.
  • Working on automation and methodology aspects to generate Clocking RTL in most efficient and scalable way.
  • Get involved in end-to-end cycle of SOC execution starting from micro-arch, design implementation, design fixes, sign-off checks and all the way to Silicon bringup!
  • Get exposure to CDC, RDC, Lint, Synthesis, multi-power-domain designs and latest methodologies.


What we need to see:

  • B.Tech or M.Tech in Electronics/VLSI or equivalent experience, with 3+ years of relevant industry work experience
  • Experience in RTL design (Verilog), Gate-level Design and Synthesis
  • Strong coding skills in Perl or other industry-standard scripting languages
  • Excellent interpersonal skills and ability to work with multiple teams to brainstorm optimally.
  • Understanding of sub-micron silicon issues like noise, cross-talk, and OCV effects is a bonus. Prior experience in implementing on-chip clocking networks is a plus.


Important Safety Tips

  • Do not make any payment without confirming with the Jobberman Customer Support Team.
  • If you think this advert is not genuine, please report it via the Report Job link below.
Report Job

Share Job Post

Lorem ipsum dolor (Location) Lorem ipsum GHS Confidential

Job Function : Lorem ipsum

1 year ago

Lorem ipsum dolor (Location) Lorem ipsum GHS Confidential

Job Function : Lorem ipsum

1 year ago

Lorem ipsum dolor (Location) Lorem ipsum GHS Confidential

Job Function : Lorem ipsum

1 year ago

Stay Updated

Join our newsletter and get the latest job listings and career insights delivered straight to your inbox.

We care about the protection of your data. Read our privacy policy.

This action will pause all job alerts. Are you sure?

Cancel Proceed
Report Job
Please fill out the form below and let us know more.
Share Job Via Sms

Preview CV